

Disruptive Photonics Technologies for a New Generation of Artificial Intelligence and Data Center Communications

Dr. Suresh Venkatesan POET Technologies

November 30, 2023

1 Trillion Edge **Devices** added in the next 15 years

(Source: ARM)

Explosion of Data generation

> Increase in the next 5 5X vears

90% Generated by Machines

High Bandwidth, **High Speed Connectivity** to move data between the Edge and the Cloud



Shift from General Purpose to workload specific computing



Industry Mega Trends support Huge Growth of Photonics

Photonics 1.0	Photonics 2.0	Phote
1980-2000 : Birth of the Internet	2005-2025 : Web2.0 / Social Media / 3D Sensing	2025+ : E
INTRODUCTION OF Trans-oceanic Telecommunications on Fiber Optic Cables	PROFILERATION OF Cloud Computing and Growth of Internet	G Artificia and E



onics 3.0

Entering the Future !!

ROWTH OF al Intelligence, 5G Edge Computing



"AI (Artificial Intelligence)" : The killer app for Photonics3.0



Al Workload

- Need to lower Power and reduce latency
- Disaggregation of GPU / Memory
- **Increase in the # of optical** links for low latency communications between disaggregated servers

Increasing demand for photonics solutions

Lightcounting: AI will add \$17B in optical transceiver sales over the next 5 years

Dell 'Oro: Al infrastructure spending to bring data center capex to >\$500B by 2027



- 1. Increasing BW per GPU
- 2. Move to 200Gb/s SERDES
- 3. Larger GPU-GPU domains
- 4. MoR and EoR Switching
- 5. Any-to-Any Latency

Conventional Data Center Architectures





Data Center Disaggregation



With the conventional processor-centric computing architecture and copper interconnects, the state-of-the-art chips based on 3nm technology are approaching their physical limitations, while the necessity for faster data transmission has surged.

Tradeoff between optimal utilization and the need for low latency. Disaggregation is going to push the need for photonic connectivity.



The case for INTEGRATION in Photonics

	Incumbent technologies are <u>not scalable</u> for applications needing 100's of millions and billions of units per year		
Millions/Year	VECTOR	INCUMBENT TECHNOLOGIES*	COMPLETE PHOTONICS INTEGRATION
	Unit Volume	×	\checkmark
100s of Millions/Year	Size/Channel Count	X	\checkmark
	Cost	X	\checkmark
Billions/Year	Power Consumption	X	\checkmark



*Comparisons are made to current implementations of conventional Chip-on-Board and Silicon Photonics-based transceivers and laser-array-based light sources.



Photonics Integration Approaches

Production Costs	InP	Si Photonics (external laser)	Hybrid Integration	Heterogenous Integration on SOI	Epitaxial Growth on Silicon
III-V Substrate	\checkmark	\checkmark	\checkmark	\checkmark	
III-V Growth	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
SOI substrate		\checkmark		\checkmark	
Silicon substrate			\checkmark		\checkmark
Assembly Costs	Full Active Alignment	Active Laser Coupling	Wafer scale passive bonding	III-V Chiplet Dicing / Bonding	
Testing	Die Level	Laser, Silicon PIC, Package	KGD, Wafer Level	Wafer Level	Wafer Level
Pros	Proven, reliable, great performance from laser, modulator, photodetector	Excellent passives performance; excellent yield allowing for complex levels of integration; can use known good die for light source	Excellent passive performance ; Low Loss and Non Birefringent ; Electrical and Optical Passive Capability ; Best of Breed	Combines III-V active functionality with silicon passive circuitry; integration of diverse epitaxial layers with common silicon waveguide	Lowest cost solution; complete active passive technology suite possible;
Cons	Cost / Scale	Strong reflections from high index contrast (Dn ~ 2); Laser needs external isolator; Complex receiver solutions	Separate processing of active and passive elements to result in best of breed component selection The most cost effective	High thermal impedance of SOI substrate; strong reflections from high index contrast (Dn ~ 2); cost of laser epi and bonding; bond/laser yield affects entire package.	Material quality needs improvement; Not all materials are conducive to defect free epitaxial growth on SIlicon
			solution now		



Silicon Photonics OR Silicon for Photonics ?

Conventional Silicon Photonics has been disappointingly and agonizingly slow to penetrate DCI (Pluggables)





"Semiconductorizing" Photonics : The POET way

POET does for Photonics what Integrated circuits did for electronics







Moore's Law Smaller, Faster, Cheaper, Volume

- Transformed the industry -
- pervasive presence of
- Trillion dollar industry grown over three decades of investment

POET Optical Interposer Platform

- Automated integration of components
- Economies of scale comparable to
- Transformational technology for

"Semiconductorizing" Photonics

Wafer scale assembly. Passive alignments. Eliminate wire bonds.

Wafer Level Packaging & Testing

- Use automated pick-place equipment to enable high speed and low-cost manufacturing
- Reduce industry assembly costs from as much as 70% to less than 20%
- Passive Laser placement with high coupling efficiency
- Significant departure from component level testing which much of the industry does

Passive Alignments

- Eliminate active alignments of • Lasers to lens, isolators and optical MUX
- Significant reduction of CapEx and OpEx by eliminating active alignments
- Enables high volume production without large investments

- wire-bonds
- wire bonds
- Reduce cost •



Eliminate Wire bonds

• Achieve semiconductor type placement of Optical Engines on PCB with solder bumps (no more

Improve RF performance with high-speed trace instead of gold

Silicon Optical Interposer platform



INTERPOSER KEY FEATURES

- Hybrid integration of known good die
- Works with DML, EML, SiPh, TFLN
- Built-in low loss micro mirrors
- CMOS compatible low loss waveguides
- Monolithically integrated AWG MUX and DMUX
- Mode matching SSC

- Two layers of low loss optical interconnects
- Multiple electrical redistribution layers with low RF insertion loss
- High throughput visually assisted passive "pick and place" assembly of electronics and photonics ICs and components
- In plane and Out of plane Optical Interfaces

Optical Interposer Platform enabling >700GBps per mm





- 16 lanes of communication using 3D assembly techniques and stacked noninteracting waveguides
- in a 18mm "shoreline"

POET's Optical Interposer™ : a flexible Photonics platform

A proprietary technology platform for integrating photonic solutions

- Drives down the cost of component integration and packaging
- Improves performance and lowers energy consumption
- Miniaturizes and simplifies the design and construction of complex systems
- Provides unparalleled scale through wafer level processing





POET's Optical Interposer-based Optical Engines and Light Sources

Simplified Design, Improved Energy and Lower Cost

Data Communications Challenges

- Serial data communication channels have not been able to keep up with the pace of bandwidth growth.
- Number of communications lanes increase as data rate increases!

Data Rate	Number of lanes
10G	1
40G	4
100G	1/4
200G	4
400G	4
800G	8
1.6T	8
3.2T	16

Conventional Discrete Assembly



- ~50 individual pieces; multiple active alignments
- Unsustainable for 8 channels ; Impossible for 16

POET's Hybrid Integration



- Integrated Tx and Rx optical engines with no active alignment
- Readily scalable to 16 channel implementations





o active alignment ions

How POET solutions lower the cost of the External Light Source

Interposer approach enables unparalleled performance and cost benefits



- Laser Arrays
- Active alignment
- Separate PLC (if required) for multiplexing
- PM fiber attach expensive

- Passively placed individual lasers at wafer scale
- All PLC functionality incorporated into interposer
- Single chip solution ٠
- PM fiber attach remains on host side

- spacings



Passively placed gain chip at wafer scale All PLC functionality incorporated into interposer Athermal lasing – no cooling required even at 200GHz

PM fiber replaced by connectors on host side.

Interposers enable Flexible Architectures for multiple applications





Extending the path to 3.2T Pluggable Optics

Solutions scalable to 1.6T and 3.2T architectures with 200G/lane components



Highly Scalable Solutions enabling 3.2Tbps PLUGGABLE OPTICS

- Support for Externally Modulated Lasers and Drivers
- Support for Backside Illuminated High Speed Photodiodes
- ➢ >75GHz RF Transmission Lines
- Markov Through Silicon Vias
- Onboard support for SMD components for "point of use" decoupling
- Integrated MIM capacitors for high frequency filtering

SAMPLING SOLUTIONS IN 1H 2024 !!



Photonics for Compute

Linear Algebra (encoding data as continuous signals) \rightarrow Perfectly suited for Analog compute

- Perfectly suited for artificial neural networks, Machine Learning and AI
- Manipulates matrices
- With appropriate modulating devices, it is possible to encode data using light beams and subsequently manipulate the data



Al based on deep learning is developing fast. Hardware which can speed up that development still more is the key



In Summary



 Increasing electrical and optical data rates (electrical – 28Gbps to 224Gbps ; optical – 25G/λ to 200G/λ)



 Increasing levels of integration in the module – wavelength division and spatial division multiplexing. Higher bandwidth density per mm (or mm2)



Increased performance/Lower Power.



- High Volume ; Low Cost Manufacturing
- Fast product transitions
- Time to market



- Disaggregation and new architectures
- Photonics must approach serial copper links for pricing and power

Photonics Platform Requirements

- Integration is essential (co packaging of electronic and photonic die on a common substrate)
- Silicon "for" Photonics and not necessarily Silicon Photonics
- Best of Breed component integration
- Efficient Optical Passives
- Flexibility to incorporate discrete components through wafer scale high volume assembly
- Low Loss, Low Cost, High Scale, Flexible
- Wafer Scale with high degree of automation
- Must support high RF bandwidth requirements
- Must support the diverse requirements of : Electrical, Mechanical, Optical and Thermal





